

(19)



Europäisches Patentamt
European Patent Office
Office européen des brevets



(11)

EP 0 899 712 A2

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:

03.03.1999 Bulletin 1999/09

(51) Int Cl. 6: G09G 3/36

(21) Application number: 98402138.6

(22) Date of filing: 28.08.1998

(84) Designated Contracting States:

AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE

Designated Extension States:

AL LT LV MK RO SI

(30) Priority: 29.08.1997 JP 233517/97

(71) Applicant: SONY CORPORATION
Tokyo (JP)

(72) Inventors:

- Nakajima, Yoshiharu
Shinagawa-ku, Tokyo (JP)
- Maekawa, Toshikazu
Shinagawa-ku, Tokyo (JP)

(74) Representative: Thévenet, Jean-Bruno et al


Cabinet Beau de Loménie
158, rue de l'Université
75340 Paris Cédex 07 (FR)

(54) Column driver for an active matrix liquid crystal display

(57) A liquid crystal display device having output buffers (16-1, ..., 16-n) corresponding to column lines (20-1, ..., 20-n), comprises analog switches (18-1, ..., 18-n) provided between output ends of the output buffers (16-1, ..., 16-n) and the column lines (20-1, ..., 20-n), respectively, and a switch controller (19) for on-off controlling the analog switches (18-1, ..., 18-n). A DA con-

verter (15) is provided in the preceding stage of the output buffers (16-1, ..., 16-n), and the switch controller (19) turns off the analog switches (18-1, ..., 18-n) during a DA conversion period of the DA converter (15) or during a precharge period prior to DA conversion, and turns on the analog switches (18-1, ..., 18-n) during a predetermined period other than such periods.

FIG. 2



Description**BACKGROUND OF THE INVENTION**

[0001] The present invention relates to a liquid crystal display device, and more particularly to an output circuit relative to column lines of a column driver in an active matrix liquid crystal display device.

[0002] Fig. 7 shows an exemplary structure of an active matrix liquid crystal display device. In this diagram, a liquid crystal panel 102 is composed of liquid crystal cells (pixels) 101 arrayed to form a two-dimensional matrix, and a vertical (row) driver 103 for row selection and a horizontal (column) driver (column line driving circuit) 104 for column selection are provided in the periphery of the liquid crystal panel 102.

[0003] As shown in Fig. 8, the horizontal driver 104 comprises a shift register 111 having a plurality of stages corresponding to the number n of column lines, a shift register controller 112 for controlling the shift register III, a sampling circuit 113 for sampling data on a data bus line in synchronism with sampling pulses outputted successively from the shift register III, a latch circuit 114 for holding the sampled data during one horizontal period, a DA converter 115 for converting the latch data into analog signal, and an output circuit 118 consisting of n output buffers 117-1-117- n for driving the column lines 116-1 - 116- n respectively.

[0004] In the related art output circuit of the above configuration, output ends of the output buffers 117-1 - 117- n are connected directly to the column lines 116-1-116- n , so that no problem is raised in particular if the output buffers 117-1 - 117- n structurally have sufficient driving capability with regard to both input and output currents. However, there arise some problems in case the output buffers 117-1 - 117- n are composed of source follower circuits for example and have sufficient driving capability merely in one direction.

[0005] If, even after charging a great load, the output ends of the output buffers 117-1 - 117- n are still connected to the load until being reset to the initial state, then it follows that the output circuit needs to have a complete characteristic or a sufficient time for discharging the load. For example, in case each of the output buffers 117-1 - 117- n consists of a source follower circuit, a power supply for the source follower circuit is required to furnish a current necessary for discharging the capacitive load, whereby the resultant power consumption is steadily rendered large.

[0006] Increasing the direct current value of the source follower circuit brings about reduction of the dynamic range, dimensional increase of the circuit area, and increase of output variations at the time of offset cancellation. This disadvantage raises an extremely serious problem when the output buffers 117-1 - 117- n consist of source follower circuits each composed of a poly-silicon TFT (thin film transistor), since the threshold voltage V_{th} of a polysilicon TFT is high and variation in such

threshold voltage V_{th} is large.

[0007] Due to the reasons mentioned, it has been difficult heretofore to constitute the output circuit by the use of a unipolar output buffer. Similarly, even in the use of an output buffer having bidirectional current output capability like a push-pull buffer, there may occur a case where an unnecessary capacitive load is charged or discharged during the DA conversion period of the DA converter 115 and also during its precharge period. In such a case, therefore, some unnecessary power is consumed.

SUMMARY OF THE INVENTION

[0008] It is an object of the present invention to provide an improved output circuit in a liquid crystal display device where a power consumption is low and output potential variations are minimised.

[0009] According to one aspect of the present invention, there is provided a liquid crystal display device having output buffers corresponding to column lines. This display device comprises analog switches provided between output ends of the output buffers and the column lines respectively, and a switch controller for on-off controlling the analog switches. A DA converter is provided in the preceding stage of the output buffers, and the switch controller turns off the analog switches during a DA conversion period of the DA converter or during a precharge period prior to DA conversion, and turns on the analog switches during a predetermined period other than such periods.

[0010] In the liquid crystal display device of the above circuit configuration, the output buffers are disconnected from or connected to the column lines when the analog switches are turned off or turned on. Therefore, the output circuit can be separated from a capacitive load by disconnecting the output buffers from the column lines through turning off the analog switches during a DA conversion period of a DA converter provided in the preceding stage of the output circuit or during a precharge period prior to DA conversion, hence preventing increase of the output current of each output buffer while ensuring sufficient change of the signal potential.

[0011] According to another aspect of the present invention, there is provided a liquid crystal display device having a horizontal driver and a vertical driver. The horizontal driver comprises a shift register having a plurality of stages equal in number to columns; a shift register controller for controlling the shift register; a sampling circuit for sampling data on a data bus line in synchronism with sampling pulses outputted successively from the shift register; a latch circuit for holding the sampled data during one horizontal period; a DA converter for converting into analog signal the data held by the latch circuit; output buffers for driving column lines; and analog switches provided between the column lines and the output buffers. In this structure, the analog switches are on-off controlled by a switch controller.

[0012] The above and other features and advantages of the present invention will become apparent from the following description which will be given with reference to the illustrative accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

[0013]

Fig. 1 schematically shows the structure of a liquid crystal display device according to the present invention;

Fig. 2 is a block diagram showing an embodiment of the present invention;

Fig. 3 is a circuit diagram showing an exemplary configuration of an output buffer using a source follower circuit;

Fig. 4 is a timing chart of signals for explaining the operation of the circuit in Fig. 2;

Fig. 5 is a circuit diagram showing a concrete example to which the present invention is applied;

Fig. 6 is a timing chart of signals for explaining the operation of the present invention;

Fig. 7 is a schematic structural diagram showing an example of an active matrix liquid crystal display device; and

Fig. 8 is a block diagram showing an exemplary structure of a horizontal driver (column driving circuit).

DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0014] Hereinafter some preferred embodiments of the present invention will be described in detail with reference to the accompanying drawings. Fig. 1 schematically shows the structure of a liquid crystal display device according to the present invention, and Fig. 2 is a block diagram showing an embodiment of the present invention applied to a column driving circuit (horizontal driver) in a liquid crystal display device.

[0015] Fig. 1 shows an exemplary structure of an active matrix liquid crystal display device. In this diagram, a liquid crystal panel 1020 is composed of liquid crystal cells (pixels) 1010 arrayed to form a two-dimensional matrix, and a vertical (row) driver 1030 for row selection and a horizontal (column) driver (column line driving circuit) 1040 for column selection are provided in the periphery of the liquid crystal panel 1020.

[0016] As obvious from Fig. 2, the column driving circuit according to the present invention comprises a shift register 11 having a plurality of stages corresponding to the number n of column lines, a shift register controller 12 for controlling the shift register 11, a sampling circuit 13 for sampling data on a data bus line in synchronism with sampling pulses outputted successively from the shift register 11, a latch circuit 14 for holding and latching the sampled data during one horizontal period, a DA

converter 15 for converting the latched data into analog signal, an output circuit 17 consisting of n output buffers 16-1 - 16-n for driving the column lines respectively, n analog switches 18-1 - 18-n, and a switch control pulse generator 19.

[0017] Ends of the analog switches 18-1 - 18-n on one side thereof are connected to the output ends of the output buffers 16-1 - 16-n respectively, and the column lines 20-1 - 20-n are connected to the other ends of the analog switches 18-1 - 18-n. These column lines 20-1 - 20-n have capacitive loads C1 - Cn respectively. The switch control pulse generator 19 generates switch control pulses for on-off controlling the analog switches 18-1 - 18-n.

[0018] More specifically, the switch control pulse generator 19 turns off the analog switches 18-1 - 18-n during a DA conversion period of the DA converter 15 or during a precharge period prior to DA conversion to thereby disconnect the output buffers 16-1 - 16-n from the column lines 20-1 - 20-n respectively, and turns on the analog switches 18-1 - 18-n only during a predetermined period to thereby connect the output buffers 16-1 - 16-n to the column lines 20-1 - 20-n respectively.

[0019] Fig. 3 shows an exemplary structure of the output buffers 16-1 - 16-n each consisting of a source follower circuit. In this diagram, one end of a first capacitor 23 is connected to a gate of an NMOS source follower transistor 21, and a first analog switch 25 is connected between the gate of the source follower transistor 21 and a precharge power supply 24. Further a second analog switch 26 is connected between the other end of the first capacitor 23 and the source of the source follower transistor 21, and a third analog switch 27 is connected between the other end of the first capacitor 23 and a signal source (Vin).

[0020] An NMOS transistor 28 is cascode-connected to the drain of the source follower transistor 21, and a second capacitor 29 is connected between the gate of the source follower transistor 21 and the gate of the cascode transistor 28. And further a fourth analog switch 31 is connected between the gate of the cascode transistor 28 and a power supply 30 of a predetermined voltage Vc. The voltage Vc of the power supply 30 is set to a value shifted by a certain quantity from a precharge voltage Vpre of the source follower transistor 21. The shift quantity is calculated on the basis of saturation conditions of the source follower transistor 21 and the cascode transistor 28.

[0021] Next, the operation of the source follower circuit having the above configuration will be described below with reference to a signal timing chart of Fig. 4.

[0022] First in a precharge period T1, the first and second analog switches 25 and 26 are turned on while the third analog switch 27 is turned off, whereby a predetermined precharge voltage Vpre is applied from the precharge power supply 24 to the gate of the source follower transistor 21 via the first analog switch 25. In this case, a charge corresponding to the offset Vos (= Vgs)

is stored in the first capacitor 23 connected between the gate and source of the source follower transistor 21.

[0023] Thereafter in an output period T2, the first and second switches 25 and 26 are turned off while the third analog switch 27 is turned on, whereby the other end of the first capacitor 23 (source side of the source follower transistor 21) is connected again to the input signal Vin (signal source side) while the gate of the source follower transistor 21 is disconnected from the precharge power supply 24. In this case, the gate potential of the source follower transistor 21 is changed to $Vin + Vos$.

[0024] Consequently, despite generation of an offset Vos' corresponding to the gate-source voltage Vgs of the source follower transistor 21, the offset is cancelled (i.e., $Vos - Vos'$) since $Vos' = Vos$, so that the output potential $Vout$ in the output period T2 is rendered substantially equal to the input potential Vin . This is equivalent to that the output potential variation derived from the transistor characteristic variation can be reduced.

[0025] In a precharge period, the gate of the cascode transistor 28 is precharged to the voltage Vc by turning on the fourth analog switch 31 as well as the first and second analog switches 25 and 26. Subsequently in an output period, the gate of the cascode transistor 28 is disconnected from the power supply 30 by turning off the fourth analog switch 31.

[0026] The gate potential of the cascode transistor 28 can be set higher than the supply voltage VCC due to such on-off action of the fourth analog switch 31, hence raising the drain voltage of the source follower transistor 21. Therefore, even if a polysilicon TFT or the like having a high threshold voltage Vth with large variation is used as the source follower transistor 21 to form a source follower circuit, the drain voltage range of the transistor 21 is widened to consequently achieve extension of the output dynamic range.

[0027] In the above circuit configuration, precharging the first capacitor 23 can be performed by the precharge power supply 24 which is independent of the signal source, so that it is not necessary to diminish the output impedance of the signal source to an extremely small value. And the resultant merit attainable therefrom is remarkably great when the source follower circuit is used as an output circuit of a reference voltage selection type DA converter in the horizontal driver of a liquid crystal display device. That is, the width of its reference voltage line can be narrowed to eventually realize dimensional reduction of the whole circuit.

[0028] The advantages attainable due to such circuit operation are effective particularly when the source follower circuit is composed of a polysilicon TFT. The reason is as follows. Since a polysilicon TFT has no substrate potential, there is no substrate bias effect. Accordingly, when the output voltage (source potential of the source follower transistor 21) is changed as a result of any change in the input voltage (input potential of the source follower transistor 21), the threshold voltage Vth remains unchanged so that offset cancellation is per-

formed with high accuracy. Further because of non-existence of a substrate potential, the parasitic capacitance on one-end side of the first analog switch 25 (i.e., base side of the source follower transistor 21) is rendered small so that, when the base potential of the source follower transistor 21 is changed, the offset charge stored in the first capacitor 23 is not released with ease.

[0029] Fig. 5 shows a concrete configuration where a source follower circuit having the above-described offset cancel structure is employed as an output circuit in a column driver. In Fig. 5, there is shown a circuit configuration relative merely to one column line 20-k alone, and any circuit components corresponding to those in Fig. 3 are denoted by like reference numerals or symbols.

[0030] In this example, the aforementioned DA converter 15 provided in the preceding stage of the output circuit 17 shown in Fig. 2 comprises a reference voltage selection type DA converter 41 for three high-order bits $b0 - b2$ and a switched capacitor array type DA converter 42 for three low-order bits $b3 - b5$. In this configuration, capacitors of the switched capacitor array type DA converter 42 serve also as the offset storage capacitor 23 of the source follower circuit in the foregoing configuration.

[0031] More specifically, the combined capacitance of four capacitors 43, 44, 45 and 46, which are provided correspondingly to three low-order bits $b3 - b5$ and each of which is connected at one end thereof to the gate of the source follower transistor 21, corresponds to the offset storage capacitor 23. The capacitance values of such four capacitors 43, 44, 45, 46 are set to a ratio of $4Co:2Co:Co:Co$.

[0032] Four analog switches 47 - 50, which are connected between the other ends of the capacitors 43 - 46 and the source of the source follower transistor 21, correspond to the second analog switch 26, and four analog switches 51 - 54, which are connected between the other ends of the capacitors 43 - 46 and a signal source, correspond to the third analog switch 26. The analog switches 25, 47 - 50 and so forth are on-off controlled by a precharge pulse controller 55.

[0033] Meanwhile an analog switch 18-k provided between the output end of an output buffer 16-k and a column line 20-k is on-off controlled by a switch control pulse generated from a switch control pulse generator 19. More concretely, as shown in a signal timing chart of Fig. 6, the analog switch 18-k is turned off during a precharge period and a DA conversion period, but is turned on only during a predetermined period other than such periods.

[0034] As described, a source follower circuit having an offset cancel structure is employed as each of the output buffers 16-1 - 16-n in the column driver of the liquid crystal display device with the switched capacitor array type DA converter 14 for three low-order bits $b3 - b5$, whereby the offset storage capacitor 23 and the ca-

pacitors of the switched capacitor array type DA converter 42 can be used in common to consequently minimise the number of additionally required circuit elements, hence enhancing the efficiency.

[0035] In general, the output current of the source follower circuit shown in Fig. 5 can be obtained without any limit at a signal rise time, but is limited at a signal fall time to a maximum of the current I_{ref} of a power supply 22. Therefore, if a large output load is connected at a signal fall time, it is impossible to change the signal sufficiently. For achieving sufficient change of the signal, a current I_{ref} of a great value is required.

[0036] However, the present invention is so contrived that, when the signal potential is widely decreased during a precharge period or the like, the analog switch 18-k is turned off during this period to disconnect the output buffer 16-k from the capacitive load C_k , whereby the output current of the source follower circuit is not increased to consequently enable sufficient change of the signal potential. In other words, a current I_{ref} of merely a small value is enough in constituting a desired output circuit. The output period, during which the analog switch 18-k is turned on, may be set to a predetermined one other than the precharge period and the DA conversion period.

[0037] Forming the output circuit with a small current I_{ref} brings about an advantage of minimising variations in the output potential. The reason will be described below.

[0038] Generally the offset potential of a source follower circuit (gate-source voltage of source follower transistor 21) V_{gs} is expressed as follows.

$$V_{gs} = V_{th} + \sqrt{(I_{ref}/k)}$$

where $k = 0.5 \times \mu \times C_{ox} \times W/L$. In this equation, k is a constant; and C_{ox} , W and L denote the oxide film capacitance, the gate length and the gate width of the transistor, respectively.

[0039] Accordingly, the offset potential V_{gs} is raised with increase of the current I_{ref} . In general, this brings about a result of narrowing the output dynamic range of the circuit. In other words, the transistor size needs to be enlarged for ensuring a desired dynamic range. If the current I_{ref} is small in value, the transistor size can be diminished to consequently realize dimensional reduction of the circuit.

[0040] When the current I_{ref} is great in value, the variation extent of the offset potential V_{gs} to the variation of the constant k (i.e., device characteristic variation of the transistor) becomes high. Such relationship remains fundamentally unchanged even in such offset cancel structure shown in Fig. 3 (Fig. 5). Therefore, decrease of the current I_{ref} causes reduction of the output variation.

[0041] The source follower circuit having the above-described offset cancel structure is rendered useful par-

ticularly when the column driving circuit (horizontal driver) is composed of a polysilicon TFT integrally with the liquid crystal panel. The reasons are as follows.

5 (1) In polysilicon TFT, variation of the constant k is extremely large.
 (2) The gate bias effect and the parasitic capacitance are little to consequently enable easy production of a source follower circuit having an offset cancel structure.

[0042] Thus, according to the present invention relative to an output circuit in a liquid crystal display device having a plurality of output buffers corresponding to column lines respectively, analog switches are provided between output ends of the output buffers and the column lines, and the analog switches are on-off controlled in such a manner that the output buffers and the column lines are mutually disconnected in an off-state of the analog switches to thereby separate the output circuit from the capacitive load, hence avoiding increase of the output current of the output buffers. Therefore, it becomes possible to easily constitute an improved system which charges the column line loads by the unidirectional current buffers, with some advantages of realizing a lower power consumption, a dimensional reduction of the circuit, a wider dynamic range, and decrease of the output potential variation.

[0043] Although the present invention has been described hereinabove with reference to some preferred embodiments thereof, it is to be understood that the invention is not limited to such embodiments alone, and a variety of other changes and modifications will be apparent to those skilled in the art without departing from the spirit of the invention.

[0044] The scope of the invention, therefore, is to be determined solely by the appended claims.

40 Claims

1. A liquid crystal display device having output buffers (16-1, ..., 16-n) corresponding to column lines (20-1, ..., 20-n), comprising:
 45 analog switches (18-1, ..., 18-n) provided between output ends of said output buffers (16-1, ..., 16-n) and said column lines (20-1, ..., 20-n) respectively; and
 50 a switch controller (19) for on-off controlling said analog switches (18-1, ..., 18-n).
2. The liquid crystal display device according to claim 1, wherein a DA converter (15) is provided in the preceding stage of said output buffers (16-1, ..., 16-n), and said switch controller (19) turns off said analog switches (18-1, ..., 18-n) during a DA conversion period of said DA converter (15) or during

a precharge period prior to DA conversion, and turns on said analog switches (18-1, ..., 18-n) during a predetermined period other than said periods.

3. The liquid crystal display device according to claim 1 or claim 2, wherein each of said output buffers (16-1, ..., 16-n) consists of a source follower circuit which comprises: a first capacitor (23) whose one end is connected to a gate of a source follower transistor (21); a first analog switch (25) connected between the gate of said source follower transistor (21) and a precharge power supply (24); a second analog switch (26) connected between the other end of said first capacitor (23) and the source of said source follower transistor (21), and interlocked with said first analog switch (25); a third analog switch (27) connected between the other end of said first capacitor (23) and a signal source (Vin), and actuated inversely to the on-off action of said first and second analog switches (25, 26); a cascode transistor (28) cascode-connected to the drain side of said source follower transistor (21); a second capacitor (29) connected between the gate of said source follower transistor (21) and the gate of said cascode transistor (28); and a fourth analog switch (31) connected between the gate of said cascode transistor (28) and a predetermined power supply (Vc), and interlocked with said first and second analog switches (25, 26).

4. The liquid crystal display device according to claims 2 and 3, wherein said DA converter (15) consists of a reference voltage selection type DA converter and a switched capacitor array type DA converter, and capacitors of said switched capacitor array type DA converter are used also as said first capacitors (23).

5. The liquid crystal display device according to claim 3 or claim 4, wherein said source follower circuit is composed of a polysilicon thin film transistor.

6. A liquid crystal display device according to claim 1, having a horizontal driver (1040) and a vertical driver (1030), said horizontal driver (1040) comprising:

- a shift register (11) having a plurality of stages equal in number to columns;
- a shift register controller (12) for controlling said shift register (11);
- a sampling circuit (13) for sampling data on a data bus line in synchronism with sampling pulses outputted successively from said shift register (11);
- a latch circuit (14) for holding the sampled data during one horizontal period;
- a DA converter (15) for converting into analog signal the data held by said latch circuit (14);
- output buffers (16-1, ..., 16-n) for driving column lines (20-1, ..., 20-n); and
- analog switches (18-1, ..., 18-n) provided between said column lines (20-1, ..., 20-n) and said output buffers (16-1, ..., 16-n); wherein said analog switches (18-1, ..., 18-n) are on-off controlled by a switch controller (19).

7. The liquid crystal display device according to claim 6, wherein said switch controller (19) turns off said analog switches (18-1, ..., 18-n) during a DA conversion period of said DA converter (15) or during a precharge period prior to DA conversion, and turns on said analog switches (18-1, ..., 18-n) during a predetermined period other than said periods.

8. The liquid crystal display device according to claim 6 or claim 7, wherein each of said output buffers (16-1, ..., 16-n) consists of a source follower circuit which comprises: a first capacitor (23) whose one end is connected to a gate of a source follower transistor (21); a first analog switch (25) connected between the gate of said source follower transistor (21) and a precharge power supply (24); a second analog switch (26) connected between the other end of said first capacitor (23) and the source of said source follower transistor (21), and interlocked with said first analog switch (25); a third analog switch (27) connected between the other end of said first capacitor (23) and a signal source (Vin), and actuated inversely to the on-off action of said first and second analog switches (25, 26); a cascode transistor (28) cascode-connected to the drain side of said source follower transistor (21); a second capacitor (29) connected between the gate of said source follower transistor (21) and the gate of said cascode transistor (28); and a fourth analog switch (31) connected between the gate of said cascode transistor (28) and a predetermined power supply (Vc), and interlocked with said first and second analog switches (25, 26).

9. The liquid crystal display device according to claims 7 and 8, wherein said DA converter (15) consists of a reference voltage selection type DA converter and a switched capacitor array type DA converter, and capacitors of said switched capacitor array type DA converter are used also as said first capacitors (23).

10. The liquid crystal display device according to claim 8 or claim 9, wherein said source follower circuit is composed of a polysilicon thin film transistor.

FIG. I




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7





FIG. 8





**Europäisches Patentamt
European Patent Office
Office européen des brevets**



(11) EP 0 899 712 A3

(12)

EUROPEAN PATENT APPLICATION

(88) Date of publication A3:
07.06.2000 Bulletin 2000/23

(51) Int Cl. 7: **G09G 3/36**

(43) Date of publication A2:
03.03.1999 Bulletin 1999/09

(21) Application number: 98402138.6

(22) Date of filing: 28.08.1998

(84) Designated Contracting States:
**AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE**
Designated Extension States:
AL LT LV MK RO SI

(30) Priority: 29.08.1997 JP 23351797

(71) Applicant: **SONY CORPORATION**
Tokyo (JP)

(72) Inventors:


- Nakajima, Yoshiharu
Shinagawa-ku, Tokyo (JP)
- Maekawa, Toshikazu
Shinagawa-ku, Tokyo (JP)

(74) Representative: Thévenet, Jean-Bruno et al
Cabinet Beau de Loménie
158, rue de l'Université
75340 Paris Cédex 07 (FR)

(54) Column driver for an active matrix liquid crystal display

(57) A liquid crystal display device having output buffers (16-1, ..., 16-n) corresponding to column lines (20-1, ..., 20-n), comprises analog switches (18-1, ..., 18-n) provided between output ends of the output buffers (16-1, ..., 16-n) and the column lines (20-1, ..., 20-n) respectively, and a switch controller (19) for on-off controlling the analog switches (18-1, ..., 18-n). A DA converter (15) is provided in the preceding stage of the output buffers (16-1, ..., 16-n), and the switch controller (19) turns off the analog switches (18-1, ..., 18-n) during a DA conversion period of the DA converter (15) or during a precharge period prior to DA conversion, and turns on the analog switches (18-1, ..., 18-n) during a predetermined period other than such periods.

FIG. 2





European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 98 40 2138

DOCUMENTS CONSIDERED TO BE RELEVANT			CLASSIFICATION OF THE APPLICATION (Int.Cl.)												
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim													
X	EP 0 510 696 A (MATSUSHITA ELECTRIC IND CO LTD) 28 October 1992 (1992-10-28)	1,6	G09G3/36												
Y		2,7													
A	<ul style="list-style-type: none"> * abstract * * page 23, line 40 – page 24, line 38 * * figures 9-11 * 	2,4,7,9													
Y	<ul style="list-style-type: none"> EP 0 597 315 A (RCA THOMSON LICENSING CORP) 18 May 1994 (1994-05-18) * column 8, line 9 – line 46 * * column 10, line 17 – line 36 * * column 14, line 9 – line 31 * * figures 2,3 * 	2,7													
A	<ul style="list-style-type: none"> MINAMIZAKI H ET AL: "P-14: LOW OUTPUT OFFSET, 8 BIT SIGNAL DRIVERS FOR SGA/SVGA TFT-LCD'S" EURODISPLAY. SID'S INTERNATIONAL DISPLAY RESEARCH CONFERENCE, vol. CONF. 16, 1996, pages 247-250, XP000729556 ISSN: 1083-1312 * page 248, left-hand column, paragraph 1 - page 249, left-hand column, paragraph 2 * * figures 2,3 * 	1,3,4,6, 8,9													
A	<ul style="list-style-type: none"> EP 0 657 863 A (SHARP KK) 14 June 1995 (1995-06-14) * column 7, line 49 – column 9, line 55 * * figures 2,3 * 	1,3,4,6, 8,9													
The present search report has been drawn up for all claims			GO9G												
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 33%;">Place of search</td> <td style="width: 33%;">Date of completion of the search</td> <td style="width: 33%;">Examiner</td> </tr> <tr> <td>THE HAGUE</td> <td>13 April 2000</td> <td>Farricella, L</td> </tr> </table>				Place of search	Date of completion of the search	Examiner	THE HAGUE	13 April 2000	Farricella, L						
Place of search	Date of completion of the search	Examiner													
THE HAGUE	13 April 2000	Farricella, L													
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 33%;">CATEGORY OF CITED DOCUMENTS</td> <td style="width: 67%;">T : theory or principle underlying the invention</td> </tr> <tr> <td>X : particularly relevant if taken alone</td> <td>E : earlier patent document, but published on, or after the filing date</td> </tr> <tr> <td>Y : particularly relevant if combined with another document of the same category</td> <td>D : document cited in the application</td> </tr> <tr> <td>A : technological background</td> <td>L : document cited for other reasons</td> </tr> <tr> <td>C : non-written disclosure</td> <td></td> </tr> <tr> <td>P : intermediate document</td> <td>& : member of the same patent family, corresponding document</td> </tr> </table>				CATEGORY OF CITED DOCUMENTS	T : theory or principle underlying the invention	X : particularly relevant if taken alone	E : earlier patent document, but published on, or after the filing date	Y : particularly relevant if combined with another document of the same category	D : document cited in the application	A : technological background	L : document cited for other reasons	C : non-written disclosure		P : intermediate document	& : member of the same patent family, corresponding document
CATEGORY OF CITED DOCUMENTS	T : theory or principle underlying the invention														
X : particularly relevant if taken alone	E : earlier patent document, but published on, or after the filing date														
Y : particularly relevant if combined with another document of the same category	D : document cited in the application														
A : technological background	L : document cited for other reasons														
C : non-written disclosure															
P : intermediate document	& : member of the same patent family, corresponding document														

ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.

EP 98 40 2138

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on. The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

13-04-2000

Patent document cited in search report	Publication date	Patent family member(s)		Publication date
EP 0510696 A	28-10-1992	DE	69214872 D	05-12-1996
		DE	69214872 T	13-03-1997
		JP	2743683 B	22-04-1998
		JP	5094159 A	16-04-1993
		KR	9610729 B	07-08-1996
		US	5453757 A	26-09-1995
EP 0597315 A	18-05-1994	US	5648791 A	15-07-1997
		CN	1088032 A	15-06-1994
		JP	6232753 A	19-08-1994
EP 0657863 A	14-06-1995	US	5332997 A	26-07-1994
		JP	7162788 A	23-06-1995
		KR	187342 B	15-04-1999
		US	5734366 A	31-03-1998